

AC/DC Drivers

# Power Factor Correction and Quasi-Resonant DC/DC converter IC

## BM1C001F

### General Description

The compounded LSI of the Power Factor Correction (PFC) converter and Quasi-Resonant (QR) controller type AC/DC converter IC provides an optimum system for all products that include an electrical outlet. BM1C001F has a built in HV starter circuit that tolerates 650V and contributes to low power consumption and high speed start.

The PFC part is a Boundary Conduction Mode (BCM). It reduces the switching loss and the switching noise. This IC has adopted the voltage control mode, a solution that achieves no auxiliary winding and reduces external parts and the bias current.

The DC/DC part is Quasi-Resonant controlled. This control enables soft switching and helps to keep the EMI low. With MOSFET for switching and current detection resistors as external devices, a higher degree of design freedom is achieved.

This IC has over voltage protection for the PFC's output terminal, which protects electrolytic capacitors by stopping switching and makes the standby power consumption low by the PFC ON/OFF control function. The IC includes various protective functions such as VCC over voltage protection, external latch protection, brown out protection, soft start function, per-cycle current limiter and over load protection.

- PFC Output level setting function
- PFC ON/OFF level setting
- QR low power when load is light (Burst operation) and frequency decrease function
- QR maximum frequency control (120kHz)
- QR\_CS pin open protection and OCP function
- QR Over-Current Protection with AC compensation
- QR Soft Start function
- QR secondary side protection circuit of over-current
- QR\_ZT pin 2 step timeout function and OVP function

### Applications

AC adapters and Household appliances (Printer, TV, Vacuum cleaners, Air cleaners, Air conditioners, IH cooking heaters, Rice cookers, etc.).

### Key Specifications

Operating Power Supply:	VCC	8.9V to 26.0V
Voltage Range:	VH_IN	80V to 600V
Operating Current:	Normal	1.2mA (Typ)
	Burst	0.6mA (Typ)
Max frequency:	PFC	400kHz (Max)
	QR	120kHz (Typ)
The range of temperature:		-40°C to +85°C

### Features

- PFC+QR Combo IC
- Built-in 650V tolerance start circuit
- VCC pin: under and over voltage protection
- Brown out function
- External latch terminal function
- PFC boundary current mode (voltage control)
- PFC Zero Cross Detection
- PFC variable max frequency (up to 400kHz)
- PFC Dynamic & Static OVP function

**Package** W(Typ) x D(Typ) x H(Max)  
SOP18 11.20mm x 7.80mm x 2.01mm pitch 1.27mm



SOP18

### Typical Application Circuit




Figure 1. Application circuit

Pin Configuration




Figure 2. Pin Layout (Top View)

Pin Description

Table 1. I/O Pin Functions

Pin Name	I/O	Pin No.	Function	ESD Diode	
				VCC	GND
VCC	I/O	1	[General] Power supply pin	-	-
GND	I/O	2	[General] GND pin	-	-
QR_FB	I	3	[ QR ] Feedback detection pin	-	-
QR_ZT	I	4	[ QR ] Zero cross detection pin	-	-
COMP	I	5	[General] External latch input pin	-	-
P_EO	O	6	[PFC] Error amplifier output pin	-	-
BR	I	7	[General] Input AC voltage monitor pin	-	-
P_RT	I	8	[PFC] Max frequency setting pin	-	-
P_OFFSET	I	9	[PFC] ON/OFF setting voltage	-	-
P_OVP	I	10	[PFC] Over voltage detection pin	-	-
P_VS	I	11	[PFC] Feedback signal input pin	-	-
QR_CS	I	12	[ QR ] Over-current detection pin	-	-
P_IS	I	13	[PFC] Zero cross detection pin	-	-
P_OUT	O	14	[PFC] External MOS drive pin	-	-
QR_OUT	O	15	[ QR ] External MOS drive pin	-	-
P_TIMER	I	16	[PFC] OFF time setting pin	-	-
N.C.	-	17	-	-	-
VH_IN	I	18	[General] Starter circuit pin	-	-

Block Diagram




Figure 3. Block Diagram

Description of Blocks

(1) Starter Block (VH\_IN Pin)

The built-in starter circuit tolerates 650V and enables low standby mode current consumption and high speed starting. After starting, current consumption is idle  $I_{START3}$  (typ=10uA). This function is shown in Figure 4 and Figure 5.




Figure 4. Starter Circuit Block Diagram




Figure 5. Start-up Current vs VCC Voltage

In addition, VH\_IN pin has a Cap discharge function. (Refer to Figure 6). If the input voltage of the BR pin goes below 1.0V, discharge starts after waiting 256ms. (However during Light load mode, the OLP state of the secondary side output, if there is no power supply from the auxiliary winding, when the IC is in recharge operation, discharge begins after removing the AC outlet without waiting for the timer (256ms), with the current consumption of the internal circuitry of the IC. (Path: Figure 6 (a)))




Figure 6. Starter Circuit Block Diagram

**(2) Start-Up Sequence  
(Soft Start Operation, Light Load Operation, Over Load Operation, Auto Recovery Operation)**

The start up sequence is showed at Figure 7; the DC/DC part operates first, followed by the PFC part.

- A: Input voltage  $V_{H\_IN}$  is applied.
- B: Charge current flows from start circuit to the VCC pin capacitor. Then VCC pin voltage rises.
- C: Monitor the AC voltage by BR pin. And confirm normal state by releasing brown out (BR pin>1.0V).
- D: When  $V_{UVLO1}$  (typ.13.5V) < VCC pin, UVLO is released and this IC operates.
- E: After rising, the internal regulator, DC/DC part, starts operation, and then VOUT voltage rises. When the DC/DC starts, the DC/DC output voltage is set to be the specified voltage to until  $t_{FOLP}$  (typ.256ms).

[QR Start-Up Operation]

- F: This IC adjusts the over-current limiter of DC/DC part during the operation of soft start 1 against over voltage and current rising. This term continues for  $t_{ss1}$  (typ.0.5ms). This IC operates the state until maximum power of QR is 12%.
- G: This IC adjusts the over-current limiter of DC/DC part during the operation of soft start 2 against over voltage and current rising. This term continues for  $t_{ss2}$  (typ.1.0ms). This IC operates the state until maximum power of QR is 25%.
- H: This IC adjusts the over-current limiter of DC/DC part during the operation of soft start 3 against over voltage and current rising. This term continues for  $t_{ss2}$  (typ.2.0ms). This IC operates the state until maximum power of QR is 50%.
- I: This IC adjusts the over-current limiter of DC/DC part during the operation of soft start 4 against over voltage and current rising. This term continues for  $t_{ss2}$  (typ.4.0ms). This IC operates the state until maximum power of QR is 75%.
- J: If secondary voltage is value is set, the QR\_FB voltage value corresponding to load current from photo coupler is constant. At normal state, QR\_FB voltage is  $QR\_FB < V_{FBOLP1B}$  (typ.2.60V).

[PFC Start-Up Operation]

- K: At the point in J or after the QR Soft-start ends (4ms≤), This IC recognizes that the DC/DC part operation is normal, the PFC part starts operation.
- L: If P\_VS pin voltage is greater than  $V_{P\_SHORT}$  (typ.0.3V), the IC judges that short detection is normal.
- M: To prevent an excessive current rise and excessive voltage rise in the PFC part, P\_VS voltage rises from 0V. At this time, PFC's DUTY increase from 0% with P\_EO voltage increasing. When  $P\_VS > 2.25V$ , the output voltage rise is slow, Then, P\_VS is stable with voltage of 1.625V (ACIN L) or (ACIN H) 2.5V by the input state of the BR pin.




Figure 7. Start-up Sequence Timing Chart

**(3) VCC Pin Protection Function**

BM1C001F includes built-in V<sub>CC</sub> low voltage protection function, V<sub>CC</sub> UVLO (Under Voltage Lock Out), V<sub>CC</sub> over voltage protection function, VCC OVP (Over Voltage Protection), and VCC CHARGE function that operates in case the VCC voltage drops. VCC UVLO and VCC OVP monitor the VCC pin and prevent the VCC pin from destroying the switching MOSFET with abnormal voltage. VCC charge function stabilizes the secondary output voltage by charging it from the high voltage line using the starter circuit when the VCC voltage drops.

**(3-1) VCC UVLO / VCC OVP Function**

VCC UVLO is an auto recovery comparator that has voltage hysteresis. VCC OVP is also an auto recovery comparator that has voltage hysteresis. VCC OVP operates detection in case of continuing VCC pin voltage > V<sub>OVP</sub> (typ.27.5V). This function has built-in mask time of t<sub>LATCH</sub>(typ.150us). By this function, this IC masks pin generated surge etc.

**(3-2) VCC Charge Function**

VCC charge function operates once the VCC pin >V<sub>UVLO1</sub> and the DC/DC operation starts and then when the VCC pin voltage drops to <V<sub>CHG1</sub>. At that time the VCC pin is charged from V<sub>H\_IN</sub> pin through starter circuit. When the VCC pin voltage rises to V<sub>CC</sub> >V<sub>CHG2</sub>, charging is stopped. The operations are shown in figure 8.




Figure 8. VCC UVLO / VCC OVP / VCC Charge Function Timing Chart

- A: V<sub>H\_IN</sub> pin voltage rises, VCC pin voltage starts rising.
- B: V<sub>CC</sub> > V<sub>UVLO1</sub>, VCC UVLO is released, DC/DC operation starts.
- C: V<sub>CC</sub> > V<sub>OVP</sub>, VCC OVP detects the overvoltage in the IC.
- D: If the state of V<sub>CC</sub> < V<sub>OVP</sub> continued t<sub>LATCH</sub> (typ.100us) time, switching will stop by the OVP function. (Latch mode).
- E: V<sub>CC</sub> < V<sub>CHG1</sub>, VCC terminal voltage rises by VCC recharging function.
- F: V<sub>CC</sub> > V<sub>CHG2</sub>, VCC recharge function stops.
- G: (The same with E.)
- H: (The same with F.)
- I: Voltage of the high voltage line V<sub>H</sub> is reduced
- J: V<sub>CC</sub><V<sub>UVLO2</sub>, VCC UVLO function starts.
- K: V<sub>CC</sub><V<sub>LATCH</sub>, Latch is released.

**(4) COMP Pin (Outside Coercive Stop Function)**

The COMP Pin is used for coercive stop function. When the COMP Pin is lower than  $V_{COMP}$  (typ.0.5V), PFC and DC/DC blocks stop. A detection timer  $t_{COMP}$  (typ.150us) is built inside to prevent detection errors caused by noise. The stop mode is latched.

The COMP pin is pulled up in  $R_{COMP}$  (typ.25.9k $\Omega$ ), If the COMP pin is pulled down with a resistance value lower than  $R_T$ (3.70k $\Omega$ .typ), the IC will detect the abnormality. An application example is shown in Figure 9, 10, 11.

**Overheating Protection by NTC Thermistor**

A thermistor is attached to the COMP pin so that latching can be stopped when overheating occurs. In the case of this application, it should be designed so that the thermistor resistance becomes  $R_T$  (typ.3.70k $\Omega$ ) when overheating is detected.

(Figure 9, 10, 11 are application circuit examples in which latching occurs when  $T_a = 110^{\circ}C$ .)




Figure 9. COMP Pin Overheating Protection Application




Figure 10. Temperature-Thermistor Resistance Value Characteristics

**Secondary Output Voltage Overvoltage Protection**

A photocoupler is attached to the COMP pin to perform detection of secondary output overvoltage.




Figure 11. Output Overvoltage Protection Application

**(5) BR Pin**

The BR Pin has three functions as shown in Figure 12.

Function 1: Low AC voltage protection. (Blown IN/OUT)

Function 2: Detects AC voltage and discharges by VH\_IN Pin.

Function 3: Detects AC input voltage, whether 240V or 100V, by the amplitude level input to the BR pin The output voltage of the PF and voltage level of the CS over-current detection are switched to AC240V or AC100V based systems. (PFC Output = AC100V: 260V, AC240V:400V)

The Input to the BR pin is the full-wave / half-wave rectified AC waveform of 50Hz/60Hz voltage divided by resistance. In addition, in order to stabilize the input waveform, the capacitor (1000pF to 0.01uF) must be connected close to the BR pin.

**(5-1) Low AC Voltage Protection (Blown IN/OUT)**

When AC voltage is too low, blown out function can stop the PFC block and QR block. The AC input voltage connects to the BR pin through two divider resistors. When the voltage of the BR pin is higher than  $V_{BR}$  (1.0V/typ), normal status is detected and DC/DC starts.

After DC/DC started, low voltage in BR pin can stop PFC and DCDC blocks when it's lower than  $V_{BR}$ (typ.1.0V)and maintains the level for longer than  $t_{BR}$ (typ.256ms).

**(5-2) X Capacitor Discharge Function**

When AC voltage drop is detected after  $T_{BR}$ (typ.256ms), discharge function becomes possible. Discharge happens when VCC recharge function works.





Figure 12. Blown IN/OUT Application Circuits



(1) If the AC input voltage drops, Output is stopped if for more than 256ms the BR terminal voltage is lower than 1.0V. In this case, Xcap discharge function operates.

(2) If the AC input voltage is lost, it was a low voltage, Output will be stopped in 256ms after the point where the BR terminal voltage drops to 1.0V or less. In this case, Xcap discharge function operates.

(3) If the AC input voltage is lost, it becomes a high voltage, Output will be stopped in 256ms after the point where the BR terminal voltage rises to 0.75V or more. In this case, Xcap discharge function operates.

Figure 13. BR Pin Timing Chart



**(5-3) PFC Output Voltage Switching Function**

For AC input voltage that varies by region, in order to be as constant as possible boosting ratio by changing the PFC output voltage, PFC is switching the output voltage by AC240V or AC100V-based systems. Thereby, PFC output voltage is changed from 400V to 260V in the case of AC100V-based input. As a result, efficiency is improved.

This feature will detect if the system is AC240V or AC100V based in number and voltage level of the AC waveform that is input to the BR pin. (Refer to Figure 14). See the timing chart of Figure 15, If the waveform (voltage higher than the voltage detection ACIN (Th.=2.5V)) of 9 cycles is entered continuously, The PFC determines the AC240V system. In that case, PFC changes the GM amplifier reference and the PFC output is changed to 400V from 260V.




Figure 14. PFC output voltage switching function




Figure 15. PFC output voltage switching Timing Chart

**(6) The Quasi-Resonant DC/DC Driver**

The IC operates with PFM (Pulse Frequency Modulation) mode method. By monitoring the QR\_FB pin, QR\_ZT pin, and QR\_CS pin, the IC supplies optimum system for DC/DC operation. The IC controls ON width (Turn Off) of external MOSFET by QR\_FB pin and QR\_ZT pin. The IC controls OFF width (Turn ON) of external MOSFET by QR\_ZT pin. The details are shown below. (Refer to Figure 16)




Figure 16. DC/DC Block Diagram

**(6-1) Determination of ON width (Turn OFF)**

ON width is controlled by QR\_FB and QR\_CS. The IC decides ON width by comparison between the value which divide QR\_FB pin by  $V_{cs}$  (typ=4) voltage and QR\_CS pin voltage. Besides, by comparison with  $V_{lim1}$ (typ.0.5V)voltage which is generated in IC, QR\_CS comparator level is changed linearly to be shown in Figure 17.

QR\_CS is shared with over-current limiter circuit per pulse.

IC changes over-current limiter level and max frequency by QR\_FB voltage.

- mode1: Burst operation
- mode2: Frequency reduction operation (reduce max frequency)
- mode3: Max frequency operation
- mode4: Over load operation (To detect over load state, IC stops switching)




Figure 17. QR\_FB Pin Voltage – Over-Current Limiter, Max Frequency Characteristics

To adjust over-current limiter level, CS Over-Current Protection voltage is switched in soft-start, AC voltage.  $V_{lim1}$  and  $V_{lim2}$  are changed below.

Table 2. Over-Current Protection Voltage Detail

Soft Start	AC=100V		AC=240V	
	$V_{lim1}$	$V_{lim2}$	$V_{lim1}$	$V_{lim2}$
Start to 0.5ms	0.063V ( 12%)	0.016V ( 3%)	0.044V (10%)	0.011V ( 2%)
0.5ms to 1ms	0.125V ( 25%)	0.032V ( 6%)	0.088V (20%)	0.022V ( 4%)
1ms to 2ms	0.250V ( 50%)	0.063V (12%)	0.175V (40%)	0.044V ( 9%)
2ms to 4ms	0.375V ( 75%)	0.094V (19%)	0.263V (60%)	0.066V (13%)
4ms ≤	0.500V (100%)	0.125V (25%)	0.350V (70%)	0.087V (18%)

\* ( percent) is shown comparative value with  $V_{lim1}$ (typ =0.5V)in normal operation.

The reason that distinguish between AC100V and AC230V is by CS over-current protection voltage switch function which is shown to(6-3).

**(6-2) LEB (Leading Edge Blanking) Function**

When a MOSFET for switching is turned ON, surge current occurs because of capacitance or rush current. Therefore, when QR\_CS voltage rises temporarily, the over-current limiter circuit may result to miss detections. To prevent miss detections, the IC has a built-in blanking function which masks for  $t_{LEB}$  (typ.250ns) from switching QR\_OUT pin from L to H. This blanking function enables to reduce noise filter of QR\_CS pin.

**(6-3) QR\_CS Pin Over-Current Protection Switching Function**

When input voltage ( $V_{H\_IN}$ ) is higher, ON time is short, and the operating frequency increases. As a result, maximum capable power increases for constant over-current limiter. For that while monitoring input voltage ( $V_{H\_IN}$ ) the IC switches the over-current detection of the IC. In case of high voltage (AC230V), IC changes over-current comparator level to x0.7 multiple of normal level.

**(6-4) Determination of OFF Width (Turn on)**

OFF width is controlled at the QR\_ZT pin. When QR\_OUT is Low, the power stored in the coil is supplied to the secondary-side output capacitor. When this power supply ends, there is no more current flowing to the secondary side, so the drain pin voltage of switching MOSFET drops. Consequently, the voltage on the auxiliary coil side also drops. A voltage that was resistance-divided by  $R_{zt1}$  and  $R_{zt2}$  is applied to QR\_ZT pin. When this voltage level drops to  $V_{ZT1}$  (typ.100mV) or below, MOSFET is turned ON by the ZT comparator. Since zero current status is detected at the QR\_ZT pin, time constants are generated using  $C_{zt}$ ,  $R_{zt1}$ , and  $R_{zt2}$ . Additionally, a ZT trigger mask function (described in section 6-5) and a ZT timeout function (described in section 6-6) are built in IC.

In addition, Voltage auxiliary winding voltage ( $V_s$ ) becomes negative while the switching is ON, There is a possibility that the surge voltage negative is input to the pin QR\_ZT during the switching timing. For this reason, To avoid of -0.3V Contact Rating below, Please connect a Schottky diode between the pin and GND. (Refer to Figure 16)

**(6-5) ZT Trigger Mask Function (Figure 18)**

When switching is set from ON to OFF, superposition of noise may occur at the QR\_ZT pin. Then, the ZT comparator and ZTOVP comparator are masked for the  $T_{ZTMASK}$  time to prevent ZT comparator operation errors.




Figure 18. The Function of QR\_ZT Trigger Mask.

- A: DC/DC OFF => ON
- B: DC/DC ON => OFF
- C: Since a noise occurs to QR\_ZT pin at B, IC masks ZT comparator and ZTOVP comparator detection for  $T_{ZTMASK}$  time.

**(6-6) ZT Timeout Function (Figure 19)**

**(6-6-1) ZT Timeout Function 1**

When QR\_ZT pin voltage is not higher than  $V_{ZT2}$ (typ=200mV) for  $t_{ZTOUT1}$  such as start or low output voltage, QR\_ZT pin shorts to ground and IC turns on MOSFET by force.

**(6-6-2) ZT Timeout Function 2**

After ZT comparator detects low voltage level, when IC does not detect a following low voltage level within  $t_{ZTOUT2}$ , IC turns on MOSFET by force. After ZT comparator detects bottom at once, the function operates. For that, it does not operate at start or at low output voltage. When IC is not able to detect low voltage level by decreasing auxiliary coil voltage, the function operates.




Figure 19. The Function of ZT Time Out.

- A: When starting, IC starts to operate by ZT timeout function1 for QR\_ZT=0V.
- B: MOSFET turns ON
- C: MOSFET turns OFF
- D: QR\_ZT voltage is lower than  $V_{ZT2}$  (typ.200mV) by QR\_ZT dump decreasing.
- E: MOSFET turns ON by ZT timeout fuction2 after  $T_{ZT2}$  (typ.5us) from D point.
- F: QR\_ZT voltage is lower than  $V_{ZT2}$  (typ.200mV) by QR\_ZT dump decreasing.
- G: MOSFET turns ON by ZT timeout fuction2 after  $T_{ZT2}$  (typ.5us) from F point.
- H: QR\_ZT pin is short to GND.
- I: MOSFET turns ON by ZT timeout function1 after  $T_{ZTOUT1}$ (typ.15us).

**(6-7) Soft Start Sequence**

Normally, when AC voltage is applied there is a large amount of current flow then secondary the output voltage and current overshoot. To prevent it, the IC has a built-in soft-start function. When VCC pin voltage is lower than  $V_{UVLO2}$  (typ.8.2V), IC is reset. After that, when AC voltage is applied, the IC operates soft-start. The soft start function is shown below:

- start to 0.5ms => Set QR\_CS limiter to 12.5% of normal operation.
- 0.5ms to 1ms => Set QR\_CS limiter to 25% of normal operation.
- 1ms to 2ms => Set QR\_CS limiter to 50% of normal operation.
- 2ms to 4ms => Set QR\_CS limiter to 75% of normal operation.
- 4ms ≤ => normal operation

**(6-8) QR\_ZT OVP (Over Voltage Protection)**

The built-in OVP function to QR\_ZT of the IC has a protection type that is latch mode. ZTOVP corresponds to DC voltage detection and pulse detection for QR\_ZT pin.

When the QR\_ZT pin voltage is over  $V_{ZTL}$  (typ=5.0V), IC starts to detect ZTOVP function. To prevent ZT OVP from miss-detecting by surge noise, IC builds in 3count and  $t_{LATCH}$ (typ=100us) timer. ZT OVP function operates in all states (normal state and over load state and burst state) after  $t_{ZTMASK}$ (0.6us). For pulse detection, ZT OVP operation starts detection after  $t_{ZTMASK}$  delay time from QR\_OUT: H->L




Figure 20. The Function of Latch Mask and ZT OVP

- A: When QR\_OUT voltage is changed from H to L, QR\_ZT voltage is up. Then, surge pulse occurs to QR\_ZT. For that, because IC builds in  $t_{ztmask}$  time (typ=0.6us), IC does not detect ZTOVP for  $t_{ztmask}$  time.
- B: IC detects ZTOVP after  $t_{ztmask}$  time (typ=0.6us) when QR\_ZT voltage > 5.0V.
- C: When ZTOVP comparator counts 3 pulse,  $t_{LATCH}$  timer (typ=100us) operates.
- D: When it takes for 100us from C, IC detects ZT OVP and IC carries out latch stop.

**(6-9) QR\_CS Open Protection**

When QR\_CS is OPEN, to prevent QR\_OUT pin from changing to H by noise, IC builds in CS open protection. When QR\_CS is open, QR\_OUT switching is stopped by the function. (This is auto-recovery.)




Figure 21. QR\_CS Open Protection Circuit.

**(6-10) OUTPUT Over Load Protection (FB OLP Comparator)**

When secondary output is at over load, IC detects it by FB OLP, then the IC stops switching. In OLP state, because the secondary photo-coupler has no current flow, QR\_FB voltage is up. When the condition continues for  $t_{FOLP}$  (typ =256ms), IC judges over load state, QR\_OUT is fixed to low. After QR\_FB voltage is over  $V_{FOLP1A}$  (typ =2.8V), when QR\_FB voltage is lower than  $V_{FOLP1B}$  (typ =2.6V) within  $t_{FOLP}$  (typ =256ms), over load protection timer is reset. In starting, because QR\_FB is pull-up by a resistor to internal voltage, QR\_FB voltage starts to operate in the state which is more than  $V_{FOLP1A}$  (typ =2.8V). For that, please set the stable time of secondary output voltage within  $t_{FOLP}$  (typ =256ms). After detecting over load, IC is stopped for  $t_{OLPST}$  (typ =2048ms), IC is on auto-recovery operation. In stopping switching, though VCC voltage is not charged from auxiliary coil side, IC operates re-charge function from starter circuit, VCC voltage keeps  $VCC$  pin voltage >  $V_{UVLO2}$ .




Figure 22. Auto Restart Operation by Over Load Protection.

- A: When QR\_FB voltage is over  $V_{FOLP1A}$  (typ.2.8V), FBOLP comparator detects over load.
- B: When the state A continues for  $t_{FOLP}$  (typ.256ms), IC stops switching by over load protection.
- C: During stopping switching by over load protection, VCC voltage drops. When VCC voltage is lower than  $V_{CHG1}$ , VCC re-charge function operates, VCC voltage is up.
- D: When VCC voltage is higher than  $V_{CHG2}$  by re-charge function, VCC recharge function is stopped.
- E: From B, it takes for  $t_{OLPST}$  (typ.2048ms), IC starts switching with soft-start.
- F: When over load state continues, QR\_FB voltage is over  $V_{FOLP1A}$ . When it takes for  $t_{FOLP}$ (typ.256ms) from E, IC stops switching.
- G: During stopping switching by over load protection, VCC voltage drops. When VCC voltage is lower than  $V_{CHG1}$ , VCC re-charge function operates, VCC voltage is up.
- H: When VCC voltage is higher than  $V_{CHG2}$  by re-charge function, VCC recharge function is stopped.

**(6-11) QR\_OUT Pin Voltage Clamp Function**

For the purpose of protecting the external MOSFET, H level of QR\_OUT is clamped to  $V_{OUTH}$  (typ.12.5V) It prevents gate destruction of MOSFET by rising VCC voltage. (refer to Figure 20) QR\_OUT is pull-down  $R_{PDOUT}$  (typ.100k $\Omega$ ).




Figure 23. The Simple Circuit of QR\_OUT Pin.

**(7) Power Factor Correction (PFC: Power Factor Correction) Part**

The Power Factor Correction Circuit is a voltage control method with the PFM boundary conduction mode. The operation circuit is shown in Figure 24 and Timing chart is shown in Figure 25.

**Switching Operation**

- (1) Inductor current ( $I_L$ ) increases after MOSFET changes to ON.
- (2) The slope set by  $P\_RT$  is compared with  $V_{P\_EO}$  when MOSFET is turned ON,  $I_L$  increases current.
- (3) MOSFET is set to be ON after  $P\_IS$  terminal detects at the zero point.





Figure 24. The Operation Circuit of PFC.

Figure 25. The Switching Timing Chart.

**(7-1) gmAMP**

$P\_VS$  pin monitors a voltage divided level between resistors of output voltage.  $P\_VS$  pin has the piled up ripple voltage of AC frequency (50Hz/60Hz).

The gmAMP filters this ripple voltage and controls the voltage level of  $P\_EO$ , by responding to error of  $P\_VS$  pin voltage and internal reference voltage  $V_{P\_VSAMP}$  (typ.2.5V (1.625V) ).

Please set cut-off frequency of filter at  $P\_EO$  pin showed in Figure 26, to about 5~10Hz.

Gm constant is designed 44 $\mu$ A / V.




Figure 26. The Block Diagram of gmAMP.



**(7-2) P\_VS Short Protection**

The PFC built-in short protection function at P\_VS works by stopping switching at P\_OUT when P\_VS voltage <  $V_{P\_SHORT}$  (typ:0.3V/0.195V: -92% voltage of PFC output). The operation is shown in Figure 27.




Figure 27. The Short Protection of P\_VS Terminal..

**(7-3) Gain Boost Function in P\_VS low Voltage**

There are instances where Dropping of output voltage by sudden load changes happens, because of slow PFC voltage response, output voltage is low for a long time. Therefore, PFC speeds up voltage control loop gain when P\_VS pin voltage is low around  $V_{PGUP}$  (typ.2.25V) (Output voltage - 10%). In the operation, ON-duty at P\_OUT pin increases, PFC prevents output voltage from dropping for a long time. This operation is stopped when P\_VS pin voltage is higher than  $V_{GUP}$  (typ.2.25V).

**(7-4) Gain Decrease Function in P\_VS over Voltage (Dynamic OVP)**

In case the output voltage is high by starting up or sudden output load changes, and because PFC voltage response is slow, output voltage is high for a long time. Therefore, PFC speeds up voltage control loop gain when P\_VS pin voltage is high around  $V_{P\_OVP1}$  (typ.2.625). In this operation, ON-duty at P\_OUT pin decreases, PFC prevents output voltage from rising for a long time. This operation is stopped when P\_VS pin voltage is lower than  $V_{p\_ovp1}$ (typ.2.625V).

**(7-5) P\_VS Over Voltage Protection Function (Static OVP)**

PFC has a second built-in over voltage protection, for the case that P\_VS voltage exceeds over the first over voltage protection voltage  $V_{P\_OVP1}$ . In case of auto recovery, P\_VS pin voltage is exceeded  $V_{P\_OVP2}$  (typ.2.725V), switching is stopped instantly. When P\_VS pin voltage decrease lower than  $V_{P\_OVP2}$  (typ.2.725V), switching operation is re-start. Refer to Figure 28.




Figure 28. P\_VS Over Voltage Protection (Auto Restart Mode).

**(7-6) P\_OVP Terminal Over Voltage Protection Function**

P\_OVP terminal has over voltage protection function to avoid P\_OVP voltage increasing more than  $V_{P\_OVP2}$  when P\_VS feedback circuit is under abnormal condition and to stop PFC output (latch mode). IC stops switching (latch mode) after timer count (16ms), P\_OVP increases more than  $V_{P\_OVP3}$  (typ.2.5V). Because of the timer, IC avoids detection error. The operation is shown is Figure 30.




Figure 29. The Protection of P\_POVP terminal(Latch mode).




Figure 30. Timing Chart

**(7-7) The P\_IS Terminal Zero Current Detection and Over-Current Detection Function**

Zero current detection circuit is used to sense the zero crossing of Inductor current (IL). P\_OUT output is set to be low after zero detection delay because P\_IS voltage becomes more than zero current detection voltage. The over-current detection of an inductor current is set to be  $V_{th}=-0.6V$  (typ) of P\_IS voltage. To remove switching noise, we recommend additional CR filter in P\_IS pin. The operation is shown is Figure 32.




Figure 31. Current Detection Circuit of P\_IS Terminal




Figure 32. P\_IS Zero Current Detection Delay Time

**(7-8) P\_RT Terminal**

The frequency of the triangle waveform is generated by the oscillator block by external resistor on R\_RT. The relationship of RT value and frequency is shown in Figure 34. The maximum ON width is calculated by the following expression on application.

$$T_{ON\_MAX} [s] = \frac{2 \times L \times P_o}{V_{ACMin}^2 \times \eta}$$

V<sub>AC</sub>: Input power, L: Inductor, Max output power(W), Efficiency η

We recommend that the period set by P\_RT terminal is to be more than max ON width (T<sub>ON\_MAX</sub>). Also, to improve efficiency in light load mode, rising frequency is controlled by the frequency set by P\_RT. So the range of setting frequency is ≤400kHz(typ). External resistance range on the RT pin is 82kΩ≤390kΩ. RT terminal can also set Delay time from the zero-crossing detection (V<sub>th</sub>=-10mV) comparator output change point. (Refer to Figure 35).




Figure 33. The Relationship of RT and Operation Frequency\*




Figure 34. The Relationship of RT and ON Width\*




Figure 35. The Relationship of RT and PFC Zero Current Detection Delay\*

\*The above chart is for reference only. After confirmation of the actual device, please set the constant.

**(7-9) PFC OFF Configuration Function**

Figure 36 shows the operation circuit and Figure 37 shows timing chart. This function can be used to stop PFC block and to improve efficiency of the system for light load. The light load is detected when QR\_FB's voltage is low. The P\_TIMER pin sets timer by capacitor's value to PFC stopping output from light load condition detection.

When QR\_FB's voltage is lower than P\_OFFSET's voltage in BM1C001F, the capacitor of P\_TIMER pin starts to charge. When P\_TIMER's voltage is higher than 2.0V (typ), P\_OUT is stopped. When QR\_FB's voltage is higher than P\_OFFSET's voltage, P\_OUT starts again (Auto Restart).

For the stabilization of P\_OFFSET pin voltage, connect a capacitor (1000pF≤) between the pin and GND. In addition, there is a need to connect a 140kΩ ≤ 400kΩ resistance to be connected to the P\_OFFSET Pin.




Figure 36. Operation Circuit




Figure 37. Timing Chart

### Operation Mode of Protection Circuit

Operation mode of protection functions are shown in Table 3.

Table 3. Operation Mode of Protection Circuit.

Item	Comments	Operation Mode			
		Detection Method	Operation At Detection	Release Method	Operation At Release
VCCUVLO	VCC Pin Low Voltage Protection	VCC<8.2V (VCC Falling)	PFC Part, DC/DC Part STOP	VCC>13.5V (VCC Rising)	PFC Part, DC/DC Part Start Up Operation
VCCOVP	VCC Pin Over Voltage Protection	VCC>27.5V During 100us (VCC Rising)	PFC Part, DC/DC Part Latch STOP	VCC<7.7V (VCC Falling)	PFC Part, DC/DC Part Start Up Operation
Brown Out (PFC)	Input AC Voltage Low Voltage Protection	BR<1.0V During 256ms (BR Falling)	PFC Part STOP, X-Cap Discharging	BR>1.0V (BR Rising)	Normal Operation
Brown Out (QR)	Input AC Voltage Low Voltage Protection	BR<1.0V During 256ms (BR Falling)	DC/DC Part STOP	BR>1.0V (BR Rising)	Normal Operation
COMP	COMP Pin Protection	COMP<0.5V During 150us (COMP Falling)	PFC Part, DC/DC Part Latch Stop	VCC<7.7V (VCC Falling)	PFC Part, DC/DC Part Start Up Operation
QR_FB_OLP	QR_FB Pin Over-Current Protection	QR_FB>2.8V During 256ms (QR_FB Rising)	DC/DC Part STOP	QR_FB<2.6V During 2048ms (QR_FB Falling)	Normal Operation
QR_ZT OVP	QR_ZT Pin Over Voltage Protection	QR_ZT>5.0V During 100us (QR_QR_ZT Rising)	DC/DC Part Latch Stop	VCC<7.7V (VCC Falling)	Normal Operation
P_IS OCP	P_IS Pin Short Protection	P_IS<-0.60V (P_IS Falling)	PFC Part Output STOP	P_IS>-0.60V (P_IS Rising)	Normal Operation
P_VS Short Protection 1	P_VS Pin Short Protection	P_VS<0.3V (P_VS Falling)	PFC Part Operation STOP	P_VS>0.3V (P_VS Rising)	Normal Operation
P_VS Gain Boost	P_VS Pin Low Voltage Gain Boost Function	P_VS<2.25V (P_VS Falling)	Gm-Amp. GAIN Boost	P_VS>2.25V (P_VS Rising)	Normal Operation
P_VS DOVP	P_VS Pin Dynamic Over Voltage Protection	P_VS>2.625V (P_VS Rising)	Gm-Amp. GAIN Down	P_VS<2.625V (P_VS Falling)	Normal Operation
P_VS SOVP	P_VS Pin Static Over Voltage Protection	P_VS>2.725V (P_VS Rising)	PFC Part STOP	P_VS<2.6V (P_VS Falling)	Normal Operation
P_OVP OVP	P_OVP Pin Over Voltage Protection	P_OVP>2.5V (P_VS Rising)	PFC Part, DC/DC Part Latch Stop	VCC<8.2V (VCC Falling)	PFC Part, DC/DC Part Start Up Operation
P_TIMER	P_TIMER Pin Protection Function	P_TIMER>2.0V (P_TIMER Rising)	PFC Part STOP	FB>P_OFFSET (FB Rising)	Normal Operation

**Absolute Maximum Ratings** (Ta = 25°C)

Parameter	Symbol	Rating	Unit	Conditions
Maximum Applied Voltage 1	V <sub>max1</sub>	-0.3 to +30.0	V	VCC
Maximum Applied Voltage 2	V <sub>max2</sub>	-0.3 to +650	V	VH_IN
Maximum Applied Voltage 3	V <sub>max3</sub>	-0.3 to +15.0	V	P_OUT, QR_OUT
Maximum Applied Voltage 4	V <sub>max4</sub>	-0.3 to +6.5	V	QR_FB, COMP, P_VS, BR, P_OVP, P_RT, P_OFFSET, P_VS, QR_CS, P_TIMER
Maximum Applied Voltage 5	V <sub>max5</sub>	-0.3 to +7.0	V	QR_ZT
Maximum Applied Voltage 6	V <sub>max6</sub>	-6.5 to +0.3	V	P_IS
P_OUT Pin Output Peak Current 1	I <sub>P_OUT1</sub>	-0.5	A	
P_OUT Pin Output Peak Current 2	I <sub>P_OUT2</sub>	+1.0	A	
QR_OUT Pin Output Peak Current 1	I <sub>QR_OUT1</sub>	-0.5	A	
QR_OUT Pin Output Peak Current 2	I <sub>QR_OUT2</sub>	+1.0	A	
Allowable Dissipation	P <sub>d</sub>	0.68 <sup>(Note1)</sup>	W	mounted
Operating Temperature Range	T <sub>opr</sub>	-40 to +105	°C	
Storage Temperature Range	T <sub>str</sub>	-55 to +150	°C	

(Note1) Derate by 5.5 mW/°C when operating above Ta = 25°C when mounted (on 70 mm x 70 mm, 1.6 mm thick, glass epoxy on single-layer substrate).

**Caution:** Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

**Recommended Operating Conditions** (Ta = 25°C)

Parameter	Symbol	Rating	Unit	Conditions
Power supply voltage range 1	V <sub>CC</sub>	8.9 to 26.0	V	VCC Pin Voltage
Power supply voltage range 2	V <sub>H</sub>	80 to 600	V	VH_IN Pin Voltage

**Recommended External Parts** (Ta = 25°C)

Parameter	Symbol	Rating	Unit
VCC Pin Capacitor	C <sub>VCC</sub>	1.0 ≤	μF
BR Pin Capacitor	C <sub>BR</sub>	0.1 to 100	nF
P_RT Pin Resistor	R <sub>P_RT</sub>	82 to 390	kΩ
P_OFFSET Pin Capacitor	C <sub>P_OFFSET</sub>	1000 ≤	pF
P_OFFSET Pin Resistor	R <sub>P_OFFSET</sub>	140 ≤ (400)	kΩ

## Electrical Characteristics (Unless otherwise noted, Ta=25°C, VCC=15V)

Parameter	Symbol	Specifications			Unit	Conditions
		Minimum	Standard	Maximum		
<b>[ Circuit Current ]</b>						
Circuit current (ON) 1	I <sub>ON1</sub>	-	1.0	1.4	mA	PFC=OFF QR_FB=2.0V (During Pulse Operation)
Circuit current (ON) 2	I <sub>ON2</sub>	-	1.2	1.7	mA	PFC=ON QR_FB=2.0V (During Pulse Operation)
Circuit current (ON) 3	I <sub>ON3</sub>	-	600	780	μA	POFF=OFF FB=0.0V (During Burst Operation)
<b>[ Start-Up Circuit Block ]</b>						
Start current 1	I <sub>START1</sub>	0.4	0.7	1.0	mA	VCC= 0V
Start current 2	I <sub>START2</sub>	1	3	5	mA	VCC=10V
OFF Current	I <sub>START3</sub>	-	10	20	μA	Input Current from VH_IN Terminal after Releasing UVLO
VH voltage switched start current	V <sub>SC</sub>	0.8	1.5	2.1	V	
<b>[ VCC Pin Protection Function ]</b>						
VCC UVLO voltage1	V <sub>UVLO1</sub>	12.5	13.5	14.5	V	VCC Rise
VCC UVLO voltage 2	V <sub>UVLO2</sub>	7.5	8.2	8.9	V	VCC Drop
VCC UVLO hysteresis	V <sub>UVLO3</sub>	-	5.3	-	V	V <sub>UVLO3</sub> = V <sub>UVLO1</sub> - V <sub>UVLO2</sub>
VCC charge start voltage	V <sub>CHG1</sub>	7.7	8.7	9.7	V	Start Circuit Operation Voltage
VCC charge end voltage	V <sub>CHG2</sub>	12	13	14	V	Stop Voltage from V <sub>CHG1</sub>
VCC OVP voltage 1	V <sub>OVP1</sub>	26.0	27.5	29.0	V	VCC Rise
<b>[ BR Pin (7pin) ]</b>						
BR detect voltage1	V <sub>BR1</sub>	0.92	1.00	1.08	V	BR Rise
BR detect voltage 2	V <sub>BR2</sub>	-	0.70	-	V	BR Fall
BR hysteresis	V <sub>BRHYS</sub>	-	0.30	-	V	
BR timer	T <sub>BRTIMER</sub>	204	256	307	ms	PFC, DCDC Stop, Discharge Start
ACIN Detect Voltage	V <sub>ACIN1</sub>	2.25	2.50	2.75	V	
<b>[ COMP Pin (5pin) ]</b>						
COMP pin detect voltage	V <sub>COMP</sub>	0.37	0.50	0.63	V	
COMP pin pull-up resistor	R <sub>COMP</sub>	19.4	25.9	32.3	kΩ	
Thermistor resistor detection value	R <sub>T</sub>	3.32	3.70	4.08	kΩ	
Latch release voltage (VCC pin voltage)	T <sub>BRTIMER</sub>	-	V <sub>UVLO</sub> -0.5	-	V	
Latch mask time	T <sub>COMP</sub>	-	150	240	μs	

## Electrical Characteristics – continued (Unless otherwise noted, Ta=25, VCC=15V)

Parameter	Symbol	Specifications			Unit	Conditions
		Minimum	Standard	Maximum		
<b>[ P_OFFSET block ]</b>						
P_OFFSET source current 1	I_OFFSET1	3.6	4.0	4.4	μA	
P_OFFSET source current 2	I_OFFSET2	4.5	5.0	5.5	V	
P_OFFSET setting voltage	V <sub>p_OFFSET</sub>	0.50	0.64	0.78	μA	P_OFFSET Pin = Open
P_OFFSET setting voltage hys	V <sub>p_OFFSET_hys</sub>	0.12	0.16	0.20	V	P_OFFSET Pin = Open
<b>[ P_TIMER Pin ]</b>						
P_TIMER source current	I_PTIMER	1.6	2.0	2.4	μA	
P_TIMER detection voltage	V <sub>P_TIMER</sub>	1.9	2.0	2.1	V	P_TIMER Rise
<b>[ PFC Part Gm Amplifier Block ]</b>						
P_VS pin pull-up current	I <sub>P_VS</sub>	-	0.5	-	μA	
Gm Amp. normal voltage 1	V <sub>P_VSAMP1</sub>	2.46	2.50	2.56	V	
Gm Amp. normal voltage 2	V <sub>P_VSAMP2</sub>	1.544	1.625	1.706	V	
Gm Amp. trans conductance	T <sub>P_VS</sub>	30.8	44.0	59.2	μA/V	
Maximum Gm amplifier source current	I <sub>P_EO_source</sub>	15	25	35	μA	P_VS=1.0V
Maximum Gm amplifier sink current	I <sub>P_EO_sink</sub>	24	40	56	μA	P_VS=3.5V
<b>[ PFC Part OSC Block ]</b>						
Maximum ON width	T <sub>MAXDUTY</sub>	24	30	36	μs	RT=220k
Maximum oscillation frequency	F <sub>MAXDUTY</sub>	320	400	480	kHz	RT=220k
<b>[ PFC Part OSC Block ]</b>						
Zero current detection voltage	V <sub>ZCD</sub>	-15m	-10m	-5m	V	
Zero current detection voltage Delay	T <sub>ZCDD</sub>	-	0.85	1.70	μs	
IS over-current detection voltage	V <sub>IS_OCP</sub>	-0.625	-0.600	-0.575	V	
<b>[ PFC Part protection Block ] Figure of ( %) is the ratio of VS standard voltage (1: 2.5V, 2:1.625V).</b>						
P_VS short protection voltage1	V <sub>P_SHORT1</sub>	0.200 (-92%)	0.300 (-88%)	0.400 (-84%)	V	ACIN=H
P_VS short protection voltage2	V <sub>P_SHORT2</sub>	0.130 (-92%)	0.195 (-88%)	0.260 (-84%)	V	ACIN=L
P_VS gain rise voltage1	V <sub>PGUP1</sub>	2.050 (-18%)	2.250 (-10%)	2.450 (-2%)	V	ACIN=H
P_VS gain rise voltage2	V <sub>PGUP2</sub>	1.332 (-18%)	1.462 (-10%)	1.593 (-2%)	V	ACIN=L
P_VS gain fall voltage 1	V <sub>P_OVP1</sub>	-	2.625 (+5%)	-	V	ACIN=H
P_VS gain fall voltage 2	V <sub>P_OVP2</sub>	-	1.706 (+5%)	-	V	ACIN=L
P_VS over voltage protection detection voltage1 (auto recovery)	V <sub>P_OVP1</sub>	-	2.725 (+9%)	-	V	ACIN=H
P_VS over voltage protection detection voltage2 (auto recovery)	V <sub>P_OVP2</sub>	-	1.771 (+9%)	-	V	ACIN=L
<b>[ PFC Part OVP Block ]</b>						
PFC OVP pin detection voltage	V <sub>COMP</sub>	2.43	2.50	2.57	V	
PFC OVP pin detection timer	T <sub>PFCOVP</sub>	-	100	200	μsec	
<b>[ PFC Part OUT Block ]</b>						
P_OUT pin H voltage	V <sub>OUTH</sub>	10.5	12.5	14.5	V	IO = -20mA
P_OUT pin L voltage	V <sub>OUTL</sub>	-	-	1.00	V	IO = +20mA
P_OUT pin pull down resistor	R <sub>PDOUT</sub>	75	100	125	kΩ	

\* Definition of ACIN (L : BR Pin Voltage &lt; 2.5V, H : BR Pin Voltage &gt; 2.5V)



## Electrical Characteristics – continued (Unless otherwise noted, Ta=25, VCC=15V)

Parameter	Symbol	Specifications			Unit	Conditions
		Minimum	Standard	Maximum		
<b>[ DC/DC Converter Block (Turn Off) ]</b>						
FB pin pull-up resistor	R <sub>FB</sub>	22.5	30.0	37.5	kΩ	
CS over-current detect voltage 1A	V <sub>lim1A</sub>	0.475	0.500	0.525	V	FB=2.2V (ACIN=L)
CS over-current detect voltage 1B	V <sub>lim1B</sub>	0.310	0.350	0.390	V	FB=2.2V (ACIN=H)
CS over-current detect voltage 2A	V <sub>lim2A</sub>	0.100	0.125	0.150	V	FB=0.5V (ACIN=L)
CS over-current detect voltage 2B	V <sub>lim2B</sub>	0.062	0.088	0.113	V	FB=0.5V (ACIN=H)
Voltage gain 1 ( VFB/ VCS)	AV <sub>CS1</sub>	3.40	4.00	4.60	V/V	ACIN=L
Voltage gain 2 ( VFB/ VCS)	AV <sub>CS2</sub>	4.86	5.71	6.57	V/V	ACIN=H
CS Leading Edge Blanking time	T <sub>LEB</sub>	-	0.250	-	μs	
Turn off time	T <sub>OFF</sub>	-	0.250	-	μs	PULSE is Applied to CS Pin
Minimum ON width	T <sub>min</sub>	-	0.500	-	μs	T <sub>LEB</sub> + T <sub>OFF</sub>
Maximum ON width	T <sub>max</sub>	29.0	43.0	57.2	μs	
<b>[ DC/DC Converter Block (Turn Off) ]</b>						
Maximum operating frequency 1	F <sub>SW1</sub>	108	120	132	kHz	FB=2.0V
Maximum operating frequency 2	F <sub>SW2</sub>	22	30	39	kHz	FB=0.5V
Frequency reduction start FB voltage	V <sub>FBSW1</sub>	1.10	1.25	1.40	V	
Frequency reduction end FB voltage	V <sub>FBSW2</sub>	0.45	0.50	0.55	V	
ZT comparator voltage 1	V <sub>ZT1</sub>	60	100	140	mV	ZT fall
ZT comparator voltage 2	V <sub>ZT2</sub>	120	200	280	mV	ZT rise
ZT trigger mask time	T <sub>ZTMASK</sub>	-	0.6	-	μs	OUT H to L, for Protection Noise
ZT trigger timeout period 1	T <sub>ZTOUT1</sub>	11.7	17.5	23.2	μs	The Operation Without Bottom Detection
ZT trigger timeout period 2	T <sub>ZTOUT2</sub>	3.9	5.8	7.7	μs	Count from Final ZT Trigger
<b>[ DC/DC Converter Block (Protection) ]</b>						
Soft start time 1	T <sub>SS1</sub>	0.35	0.50	0.65	ms	
Soft start time 2	T <sub>SS2</sub>	0.70	1.00	1.30	ms	
Soft start time 3	T <sub>SS3</sub>	1.40	2.00	2.60	ms	
Soft start time 4	T <sub>SS4</sub>	2.80	4.00	5.20	ms	
FB burst voltage 1	V <sub>BURST1</sub>	0.435	0.500	0.565	V	FB Fall
FB burst voltage 2	V <sub>BURST2</sub>	0.479	0.550	0.621	V	FB Rise
FB OLP voltage a	V <sub>FOLP1A</sub>	2.6	2.8	3.0	V	Over Load Detection (FB Fall)
FB OLP voltage b	V <sub>FOLP1B</sub>	-	2.6	-	V	Over Load Detection (FB Rise)
FB OLP detection timer	T <sub>FOLP</sub>	197	256	333	ms	
FB OLP stop timer	T <sub>OLPST</sub>	1433	2048	2664	ms	
Latch release voltage (VCC pin voltage)	V <sub>LATCH</sub>	-	V <sub>UVLO2</sub> - 0.50	-	V	
Latch mask time	T <sub>LATCH</sub>	50	100	200	μs	
ZT OVP voltage	V <sub>ZTL</sub>	4.64	5.00	5.36	V	
<b>[DC/DC OUT Block]</b>						
QR_OUT Pin H Voltage	V <sub>QROUTH</sub>	10.5	12.5	14.5	V	IO=-20mA
QR_OUT Pin L Voltage	V <sub>QROUTL</sub>	-	-	1.00	V	IO=+20mA
QR_OUT Pin Pull-Down Res.	R <sub>QRDOUT</sub>	75	100	125	kΩ	

\* Definition of ACIN (L : BR Pin Voltage &lt; 2.5V, H : BR Pin Voltage &gt; 2.5V)

**Power Dissipation**

The thermal design should set operation for the following conditions.  
 (Since the temperature shown below is the guaranteed temperature, be sure to take a margin into account.)

1. The ambient temperature  $T_a$  must be 105°C or less.
2. The IC's loss must be within the allowable dissipation  $P_d$ .

The thermal abatement characteristics are as follows.  
 (PCB: 70 mm x 70 mm x 1.6 mm, mounted on glass epoxy substrate)




Figure 38. Thermal Abatement Characteristics

I/O Equivalence Circuits




Figure 39. I/O Equivalent Circuit Diagram

## Operational Notes

### 1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply terminals.

### 2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Separate the ground and supply lines of the digital and analog blocks to prevent noise in the ground and supply lines of the digital block from affecting the analog block. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

### 3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.

### 4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

### 5. Thermal Consideration

Should by any chance the power dissipation rating be exceeded, the rise in temperature of the chip may result in deterioration of the properties of the chip. The absolute maximum rating of the Pd stated in this specification is when the IC is mounted on a 70mm x 70mm x 1.6mm glass epoxy board. In case of exceeding this absolute maximum rating, increase the board size and copper area to prevent exceeding the Pd rating.

### 6. Recommended Operating Conditions

These conditions represent a range within which the expected characteristics of the IC can be approximately obtained. The electrical characteristics are guaranteed under the conditions of each parameter.

### 7. Rush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

### 8. Operation Under Strong Electromagnetic Field

Operating the IC in the presence of a strong electromagnetic field may cause the IC to malfunction.

### 9. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

### 10. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

Operational Notes – continued

11. Unused Input Terminals

Input terminals of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input terminals should be connected to the power supply or ground line.

12. Regarding the Input Pin of the IC

This monolithic IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them isolated. P-N junctions are formed at the intersection of the P layers with the N layers of other elements, creating a parasitic diode or transistor. For example (refer to figure below):

When  $GND > Pin A$  and  $GND > Pin B$ , the P-N junction operates as a parasitic diode.  
 When  $GND > Pin B$ , the P-N junction operates as a parasitic transistor.

Parasitic diodes inevitably occur in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions that cause these diodes to operate, such as applying a voltage lower than the GND voltage to an input pin (and thus to the P substrate) should be avoided.




Figure 40. Example of monolithic IC structure

13. Ceramic Capacitor

When using a ceramic capacitor, determine the dielectric constant considering the change of capacitance with temperature and the decrease in nominal capacitance due to DC bias and others.

14. Area of Safe Operation (ASO)

Operate the IC such that the output voltage, output current, and power dissipation are all within the Area of Safe Operation (ASO).

15. Thermal Shutdown Circuit(TSD)

This IC has a built-in thermal shutdown circuit that prevents heat damage to the IC. Normal operation should always be within the IC's power dissipation rating. If however the rating is exceeded for a continued period, the junction temperature ( $T_j$ ) will rise which will activate the TSD circuit that will turn OFF all output pins. When the  $T_j$  falls below the TSD threshold, the circuits are automatically restored to normal operation.

Note that the TSD circuit operates in a situation that exceeds the absolute maximum ratings and therefore, under no circumstances, should the TSD circuit be used in a set design or for any purpose other than protecting the IC from heat damage.

16. Over Current Protection Circuit (OCP)


This IC incorporates an integrated overcurrent protection circuit that is activated when the load is shorted. This protection circuit is effective in preventing damage due to sudden and unexpected incidents. However, the IC should not be used in applications characterized by continuous operation or transitioning of the protection circuit.

Status of this document


The Japanese version of this document is formal specification. A customer may use this translation version only for a reference to help reading the formal version.

If there are any differences in translation version of this document formal version takes priority

Ordering Information






Marking Diagrams



Part Number Marking	Package	Orderable Part Number
BM1C001F	SOP18	BM1C001F-GE2

Physical Dimension, Tape and Reel Information

Package Name	SOP18
--------------	-------



(UNIT : mm)  
 PKG : SOP18  
 Drawing No. : EX115-5001

<Tape and Reel information>

Tape	Embossed carrier tape
Quantity	2000pcs
Direction of feed	E2 ( The direction is the 1pin of product is at the upper left when you hold reel on the left hand and you pull out the tape on the right hand )

Reel

1pin

Direction of feed

\*Order quantity needs to be multiple of the minimum quantity.

## Revision History

Date	Revision	Changes
5.Aug.2013	001	New Release
28.Aug.2013	002	Page25. Maximum ON width: 30 / 42 / 54 -> 29.0 / 43.0 / 57.2 us ZT trigger timeout period 1: 10.5 / 15.0 / 19.5 -> 11.7 / 17.5 / 23.2 us ZT trigger timeout period 2: 3.5 / 5.0 / 6.5 -> 3.9 / 5.8 / 7.7 us FB burst voltage 1: 0.450 / 0.500 / 0.550 -> 0.435 / 0.500 / 0.565 V FB burst voltage 2: 0.495 / 0.550 / 0.605 -> 0.479 / 0.550 / 0.621 V Page22. Absolute Maximum Ratings: "Caution" and "P_OVP" Pin Added.  Others: Each figure appearance modification.



# Notice

## Precaution on using ROHM Products

- Our Products are designed and manufactured for application in ordinary electronic equipments (such as AV equipment, OA equipment, telecommunication equipment, home electronic appliances, amusement equipment, etc.). If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment <sup>(Note 1)</sup>, transport equipment, traffic equipment, aircraft/spacecraft, nuclear power controllers, fuel controllers, car equipment including car accessories, safety devices, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

(Note1) Medical Equipment Classification of the Specific Applications

JAPAN	USA	EU	CHINA
CLASS III	CLASS III	CLASS II b	CLASS III
CLASS IV		CLASS III	

- ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
  - Installation of protection circuits or other protective devices to improve system safety
  - Installation of redundant circuits to reduce the impact of single or multiple circuit failure
- Our Products are designed and manufactured for use under standard conditions and not under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc. prior to use, must be necessary:
  - Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
  - Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
  - Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
  - Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
  - Sealing or coating our Products with resin or other coating materials
  - Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
  - Use of the Products in places subject to dew condensation
- The Products are not subject to radiation-proof design.
- Please verify and confirm characteristics of the final or mounted products in using the Products.
- In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- De-rate Power Dissipation (Pd) depending on Ambient temperature (Ta). When used in sealed area, confirm the actual ambient temperature.
- Confirm that operation temperature is within the specified range described in the product specification.
- ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

## Precaution for Mounting / Circuit board design

- When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- In principle, the reflow soldering method must be used; if flow soldering method is preferred, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

**Precautions Regarding Application Examples and External Circuits**

1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

**Precaution for Electrostatic**

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of Ionizer, friction prevention and temperature / humidity control).

**Precaution for Storage / Transportation**

1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
  - [a] the Products are exposed to sea winds or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - [b] the temperature or humidity exceeds those recommended by ROHM
  - [c] the Products are exposed to direct sunshine or condensation
  - [d] the Products are exposed to high Electrostatic
2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

**Precaution for Product Label**

QR code printed on ROHM Products label is for ROHM's internal use only.

**Precaution for Disposition**

When disposing Products please dispose them properly using an authorized industry waste company.

**Precaution for Foreign Exchange and Foreign Trade act**

Since our Products might fall under controlled goods prescribed by the applicable foreign exchange and foreign trade act, please consult with ROHM representative in case of export.

**Precaution Regarding Intellectual Property Rights**

1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data. ROHM shall not be in any way responsible or liable for infringement of any intellectual property rights or other damages arising from use of such information or data.:
2. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the information contained in this document.

**Other Precaution**

1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

**General Precaution**

1. Before you use our Products, you are requested to carefully read this document and fully understand its contents. ROHM shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of any ROHM's Products against warning, caution or note contained in this document.
2. All information contained in this document is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sales representative.
3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate and/or error-free. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.